Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Browse Foundation
Arithmetic & Mathematic (34)
Embedded Memories (1006)
I/O Library (958)
Standard cell (745)
CAM (27)
Diffusion ROM (3)
DRAM (2)
Dual-Port SRAM (22)
EEPROM (30)
Flash Memory (34)
FTP (9)
Metal ROM (1)
MTP (39)
OTP (161)
RAM (286)
Register File (249)
ROM (89)
RRAM (1)
Single-Port SRAM (21)
Via ROM (12)
Other (20)
12-Bit ADC (1)
ESD Protection (69)
General-Purpose I/O (GPIO) (412)
High-speed (137)
LVDS (41)
Memory Interfaces (17)
Special (281)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
745 IP
601
0.118
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.13um SP/FSG process
UMC 0.13um SP/FSG process enhanced Mini-Library....
602
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, HJTC 0.18um eFlash/G2 process
HJTC 0.18um eFlash process Mini-Library....
603
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um HS/FSG process
UMC 0.11um HS/FSG Logic process high density Core Cell Library....
604
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
UMC 0.11um LL/FSG Logic process high density Generic Core Cell Library....
605
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um SP/FSG process
UMC 0.11um SP/FSG process mini-lib Core Cell Library....
606
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.13um HS/FSG process
UMC 0.13um HS/FSG Logic process high density Core Cell Library....
607
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.13um SP/FSG process
UMC 0.13um SP/FSG process high density Core Cell Library....
608
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.153um MS process
UMC 0.153um Mixed-Mode/Logic process Mini-Library....
609
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.162um G2 process
UMC 0.162um GII Logic process high density Core Cell Library....
610
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um G2 process
UMC 0.18um GII Logic process high-density/Low Power Core Cell Library....
611
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um LL process
UMC 0.18um MM/RF process Mini Cell Library....
612
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um LL process
UMC 0.18um MM/RF process Mini Cell Library....
613
0.118
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um LL process
UMC 0.18um Logic low leakage process standard Cell Library (mini Library )....
614
0.118
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/HVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library....
615
0.118
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/HVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library with LPLUS (C38)....
616
0.118
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 40nm LP process
UMC 40nm LP/HVT Low-K Logic process 7-Track Generic Core Cell Library....
617
0.118
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm LP process
UMC 55nm LP/HVT Low-K Logic process 7-Track Mini-Library....
618
0.118
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm SP process
UMC 55nm SP/HVT Logic process 7-Track Mini Cell Library....
619
0.118
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 90nm LL process
UMC 90nm LL/HVT Low-K Logic process Cell Library (high density Version)....
620
0.118
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 90nm SP process
UMC 90nm SP/HVT Low-K process Low Power Core Cell Library....
621
0.118
Standard Cell (MiniLib) Library IP, HVT, 8 tracks, UMC 55nm SP process
UMC 55nm SP/HVT Low-K process Mini-Library Generic Core Cell Library....
622
0.118
Standard Cell (MiniLib) Library IP, HVT, 8 tracks, UMC 65nm LL process
UMC 65nm LL-HVT Low-K process Mini-Library Generic Core Cell Library....
623
0.118
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track Cell Library with LMINUS (C30 LVT)....
624
0.118
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library....
625
0.118
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library wtih LPLUS (C38)....
626
0.118
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 40nm LP process
UMC 40nm LP/LVT Low-K Logic process 7-Track Generic Core Cell Library....
627
0.118
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 55nm LP process
UMC 55nm LP/LVT Low-K Logic process 7-Track Generic Core Cell Library....
628
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track Cell Library with LMINUS (C30 RVT)....
629
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library....
630
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track Cell Library with LPLUS (C38 RVT)....
631
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Low-K Logic process 7-Track Generic Core Cell Library....
632
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm LP process
UMC 55nm LP/RVT Low-K Logic process 7-Track Generic Core Cell Library....
633
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm SP process
UMC 55nm SP/RVT Logic process 7-Track Generic Core Cell Library....
634
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 90nm LL process
UMC 90nm LL/RVT process Low Power Library....
635
0.118
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 90nm SP process
UMC 90nm SP/RVT Low-K process Mini-Library....
636
0.118
Standard Cell (MiniLib) Library IP, RVT, 8 tracks, UMC 55nm SP process
UMC 55nm SP/RVT Low-K Logic process Mini-Library Core Cell Library....
637
0.118
Standard Cell (MiniLib) Library IP, RVT, 8 tracks, UMC 65nm LL process
UMC 65nm LL/RVT Low-K process Mini-Library Generic Core Cell Library....
638
0.118
Standard Cell (MiniLib) Library IP, RVT, 8 tracks, UMC 65nm SP process
UMC 65nm SP/RVT process Core Cell Library mini Library....
639
0.118
Standard Cell (MiniLib) Library IP, UMC 0.11um HS/AE process
UMC 0.11um AL/HS Logic process Mini-Library standard Cell Library....
640
0.118
Standard Cell (MiniLib) Library IP, UMC 0.11um SP/AE process
UMC 0.11um SP/AL Logic process high density Cell Library....
641
0.118
Standard Cell (RTC) Library IP, UMC 55nm ULP process
UMC 55nm ULP/uHVT LowK Logic Process 2.5 V OD 3.3 V device RTC Core Library...
642
0.118
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/HVT Low-K Logic process 12-Track Standard Cell Library....
643
0.118
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm eHV process
UMC 55nm HV/HVT Low-K Logic process high speed Standard Core Library....
644
0.118
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/HVT Low-K Logic process 12-Track Generic Core Cell Library....
645
0.118
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm SP process
UMC 55nm SP/HVT Low-K Logic process UHS Cell Library....
646
0.118
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 65nm SP process
UMC 65nm SP/HVT Low-K Logic process high speed Cell Library....
647
0.118
Standard Cell (Ultra High Speed) Library IP, LVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/LVT Low-K Logic process 12-Track high performance Cell Library....
648
0.118
Standard Cell (Ultra High Speed) Library IP, LVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/LVT Low-K Logic process 12-Track Generic Core Cell Library....
649
0.118
Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Low-K Logic process 12-Track high performance Cell Library....
650
0.118
Standard Cell (Ultra High Speed) Library IP, RVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/RVT Low-K Logic process 12-Track Generic Core Cell Library....
|
Previous
|
13
|
14
|
15
|
Next
|